EN

AW9548QNR

AW9548 8-Channel I2C-bus Switch With Reset

Product details

Parameters

Channel 8
Addresses 8
Reset
Interrupt ×
I2C Frequency(kHZ) 400
Temperature -40℃~125℃
Power Supply (Min) (V) 1.65
Power Supply (Max) (V) 5.5
Package (mm) QFN 4X4-24L

Package | Pins | Size

WBQFN 4X4-24L(0.75)

Features

1 1-to-8 bidirectional translating switches 2 I2C bus and SMBus compatible 3 Active-low reset input 4 Three address pins, allowing up to eight AW9548 devices on the I2C bus 5 Channel selection through an I2C bus, in any combination 6 Power up with all switch channels deselected 7 Low RON switches 8 400kHz I2C interface 9 Allows voltage-level translation between 1.8V, 2.5V, 3.3V and 5V buses 10 1.65V~5.5V power supply 11 5.5V tolerant inputs 12 No glitch on power up 13 Supports hot insertion 14 Low standby current 15 Package 1) AW9548TSR: TSSOP-24L 2) AW9548QNR: QFN 4X4-24L

Description

The AW9548 is an 8-channel, bidirectional translating switch that can be controlled through the I2C bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register. The device offers an active-low RESETN input which resets the state machine and allows the AW9548 to recover from a situation where one of the downstream I2C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, VCC, also known as a power-on reset (POR). Both the RESETN function and a POR cause all channels to be deselected and initializes the I2C/SMBus state machine. The pass-gate transistors of the AW9548 are constructed so that the VCC pin can be used to limit the maximum high voltage which is passed by the AW9548. Limiting the maximum high voltage allows the use of different bus voltages on each pair, so that 1.8V or 2.5V or 3.3V parts can communicate with 5V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5.5V tolerant.

Technical documentation

Type
Title
Language
Date
Datasheet DS_AW9548_EN_V1.2 英文   2024-11-11

Design & development

For additional terms or required resources, click any title below to view the detail page where available.