EN

AW35142ADNR

製品詳細

パラメータ

Channel 2
Controlled Slew Rate YES
Enable Logic Active High
Output Discharge YES
Reverse Current Block NO
TR (μs) 2000
Max Continuous Current (A) 6
Ron (mΩ) 18
Power Supply (Min) (V) 0.6
Power Supply (Max) (V) 5.5
Temperature -40℃~105℃
IO Level (V) 1.8
Package (mm) DFN 3X2-14L

パッケージ | ピン | サイズ

WBDFN 3X2-14L(0.75)

特性

Integrated dual-channel NMOS load switch Input voltage: VIN=0.6V to VBIAS VBIAS voltage: VBIAS=2.5V to 5.5V On-resistance —Ron=18mΩ (Typical) at VBIAS=5V and VIN=0.6V to 5V —Ron=19mΩ (Typical) at VBIAS=2.5V and VIN=0.6V to 2.5V 6A continuous switch current Quiescent Current —47µA (typical, both channels) at VBIAS=5V and VIN=5V —23µA (typical, single channel) at VBIAS=5V and VIN=5V Controlled slew rate to limit inrush currents Over-Temperature Protection(OTP) Quick Output Discharge (QOD) DFN 3mmX2mmX0.75mm-14L Package with Thermal Pad

技術文書

タイプ
タイトル
言語
日付
Product Design Guide AW35142A 硬件设计指南 中文   2023-04-14
Product Design Guide AW35142A Hardware Design Guide 英文   2024-09-04
Datasheet DS_AW35142ADNR_EN V1.4 英文   2025-01-16